

IBM IC Design Automation Tools

FOCUSING ON AUTOMATION AND PRODUCTIVITY

REPORT OUTLINE

1. KEY FINDINGS AND IMPLICATIONS (1 TO 26)	1-1
2. REPORT SCOPE AND METHODOLOGY	2-1
2.1 SCOPE	2-1
2.2 METHODOLOGY	2-2
3. EXECUTIVE SUMMARY	3-1
3.2 IBM AND SEMICONDUCTOR INDUSTRY	3-3
3.2.1 The Foundations of IBM Technology	3-4
3.2.2 IBM Self-sufficiency	3-5
3.2.3 Implications for Merchant Industry Participants	3-6
3.2.4 ICCAD 2003 Wish List	3-8
3.2.5 IBM's Implementation of Industry's Wish List	3-11
3.3 IBM IN THE SUB-90nm SEMICONDUCTOR INDUSTRY	3-13
3.3.2 IBM's New and Unique Business Model	3-14
3.3.3 Implications for Competitors	3-18
3.3.4 EDA Tools and Design Automation	3-19
3.4 INTEGRATED SYSTEM APPROACH	3-20
3.4.1 Implications of Integrated EDA Tool System Approach	3-21
3.5 TWO CHIP DESIGN MEGA TRENDS OF THE SUB-90nm SEMICONDUCTOR INDUSTRY	3-25
3.5.1 Elevated Levels of Chip Design Abstraction	3-25
3.5.2 Design-and-Manufacturing	3-27
3.5.3 Seven Implications of Probabilistic Tools	3-31
3.6 IBM IN THE NEW INTEGRATED CHIP DESIGN AND MANUFACTURING SPACE	3-35
3.6.1 Two Companies Are Ahead in the Integrated Chip Design and Manufacturing Space	3-36
3.6.2 Strategy Option One (Philips Strategy)	3-37
3.6.3 Strategy Option Two (Several Vendors and TSMC)	3-38
3.6.4 Strategy Options Three and Four	3-38
3.7 CRITICAL ROLE OF IBM'S RESEARCH DIVISION	3-39
3.7.1 EDA Tool Development Efforts: Automation of Chip Design Factory™ Axis	3-40
3.7.2 EDA Tool Development Efforts: Integration of Chip Design and Manufacturing Processes Axis	3-42
3.7.3 Additional Chip Design Execution and Chip Profit EDA Tool Development Efforts	3-42
3.7.4 Six Areas of Uniqueness of IBM's Research Division	3-44
3.8 IBM MECHANISM OF TECHNOLOGY DELIVERY AND SUPPORT	3-48
3.9 CHIP DESIGN FACTORY™ APPROACH	3-51
3.10 Key Characteristics	3-54
3.11 User Benefits	3-56

4.	INTRODUCTION TO IBM SILICON DESIGN AND INTEGRATION	4-1
4.1	AN INTRODUCTION TO IBM SEMICONDUCTOR TECHNOLOGY AND BUSINESS	4-3
4.1.1	View of IBM Silicon Integration from a Business Perspective	4-5
4.1.2	View of Silicon Integration from a Technology and Manufacturing Perspective	4-10
4.2	IBM CHIP DESIGN TECHNOLOGY DEPLOYMENT OVERVIEW	4-12
4.2.1	Chip Design Leverage Cube.....	4-14
4.2.2	BlueLogic Chip Design System Overview	4-15
4.2.3	Key Elements of IBM Chip Design System	4-17
4.2.4	Four BlueLogic Chip Design Process Phases	4-20
4.2.5	Design Entry and Analysis Phase.....	4-22
4.2.6	Technology Optimization Phase	4-22
4.2.7	Design Verification Phase.....	4-24
4.2.8	Layout (Physical Design) Phase.....	4-25
4.2.9	Floorplanning Subprocess Straddles Logic and Physical Design Processes	4-26
4.2.10	IBM Chip Design Framework.....	4-28
4.3	DESCRIPTION AND USE OF TERMINOLOGY	4-30
5.	MODEL OF IBM EDA TOOL ECOSYSTEM.....	5-1
5.1	IBM EDA TECHNOLOGY	5-1
5.1.1	Use of Models in Our Methodology	5-2
5.1.2	IBM's Business and Technology Fabric	5-3
5.1.3	IBM System Modus Operandi.....	5-4
5.1.4	IBM Technology Delivery Mechanism	5-6
5.2	KEY FEATURES OF IBM EDA TOOL ECOSYSTEM MODEL	5-8
5.2.1	Base-Engines.....	5-8
5.2.2	Application Branches and Technology Leaves.....	5-12
5.2.3	Basic Types of IBM EDA Tools.....	5-15
5.2.4	Implications and Uses of Our EDA Tool Model	5-17
6.	INSIDE IBM RESEARCH DIVISION	6-1
6.1	IBM DEVELOPMENT EFFORTS IN DESIGN (CONSTRUCTION) TOOLS	6-4
6.1.1	System-level (SoC) Design Tools.....	6-6
6.1.2	SoC Design Productivity Tool	6-6
6.1.3	Logical and Physical Design Tools	6-9
6.1.4	Seven Implications of Statistical Analysis-based Tools	6-11
6.1.5	Custom Layout and Optimization Tools.....	6-16
6.1.6	Manufacturability and Product Engineering Tools	6-17
6.2	DESIGN VERIFICATION TOOLS.....	6-18
6.2.1	Circuit Simulation and Circuit Analysis Tools	6-19
6.2.2	Logic Simulation and Test Generation Tools.....	6-22
6.2.3	Formal Verification Tools	6-25
6.2.4	Timing Verification Tools	6-26
6.2.5	Technology Verification Tools.....	6-28
6.3	DESIGN ANALYSIS TOOLS	6-28
6.3.1	Power Analysis Tools	6-29
6.3.2	Electrical Analysis Tools	6-30
6.3.3	Manufacturability Analysis Tools	6-32
6.3.4	Product Engineering Productivity Tools.....	6-32
6.3.5	Design Execution Performance Tools	6-36
6.4	DESIGN FRAMEWORK TOOLS	6-38

7. IBM EDA TOOL ARSENAL	7-1
7.1 MAJOR IBM DESIGN (CONSTRUCTION) TOOLS (17 tools)	7-4
7.2 MAJOR IBM DESIGN VERIFICATION TOOLS (6 tools)	7-77
7.3 MAJOR IBM DESIGN ANALYSIS TOOLS (6 tools)	7-96
7.4 DESIGN FRAMEWORK TOOLS	7-106
8 ABOUT THE PETROV GROUP	8-1
8.1 PETROV GROUP	8-1
8.1.1. Our Distinctions:	8-1
8.1.2. Benefits of Our Methodology	8-2
8.1.3. Benefits to Our Clients	8-2
8.2 OUR WORK AND SERVICES	8-3
8.2.1 2004 Chip Design Factory™ Study	8-3
8.2.2 2004 IBM Microelectronics Strategy Study	8-14
8.2.3 Analog/Mixed-Signal Technology Series	8-24
8.2.4 Other Work	8-41

INSIDE IBM RESEARCH: FOCUSING ON DESIGN AUTOMATION AND PRODUCTIVITY

LIST OF FIGURES

3-1	Merchant Industry Wish List Versus IBM's EDA Tools	3-9
3-2	IBM Integrated Chip Design Process Methodology: Power/Timing/Noise/Physical Design	3-12
3-3	IBM's New Semiconductor Business Model.....	3-15
3-4	The New Integrated Chip Design and Manufacturing Space.....	3-29
3-5	Critical Role of IBM's Research Division.....	3-46
3-6	IBM EDA Tool Exposure Timeline.....	3-47
4-1	IBM Silicon Integration Factory™: Technology versus Business View.....	4-4
4-2	Chip Design Technology Deployment.....	4-13
4-3	IBM Chip Design System: The Big Picture.....	4-18
4-4	IBM Chip Design Factory™ Floor Control Center.....	4-29
5-1	Model of IBM EDA Tool Ecosystem.....	5-7
6-1	Two Chip Design Mega Trends in the NEW Semiconductor Industry	6-2
6-2	IBM Design Technology Framework.....	6-5
7-1	Major IBM Chip Design Tools (by Petrov Group Tool Type Classification)	7-2
7-2	The Bridge to IBM Physical Design Processing.....	7-7
7-3	User Interface Window.....	7-10
7-4	IBM Front-to-Back Hierarchical Design Planning Methodology.....	7-19
7-5	Static Timing Analysis Concepts.....	7-33
7-6	Automated Timing-driven Placement and Interconnect Optimization	7-39
7-7	IBM Manufacturing Performance Testing and LCD Mode— Cross-chip Process Variation Modeling.....	7-40
7-8	IBM Timing Closure (TC) Cube.....	7-44
7-9	IBM <i>Wizard</i> Logic Editor.....	7-48
7-10	IBM Extraction Tool Structure and Data Flow (A Niagara-based Application).....	7-57
7-11	An Automated Approach to Core-Based SoC Design	7-70
7-12	IBM TestBench EDA System	7-82
7-13	IBM Design-for-Test (DFT) Verification.....	7-85
7-14	Product Engineering Tool System and Methodology—An Integrated Approach to Chip Design and Manufacturing.....	7-102
8-1	Chip Design Factory™: The Competitive Edge	8-6
8-2	Module 1—Chip Design Case Studies Framework.....	8-7
8-3	Module 2—EDA Tool User Interview Framework	8-8
8-4	Module 3—Cost-of-Ownership Model Framework.....	8-9
8-5	Module 4—IBM Design Factory™ (Case Study) Framework	8-10
8-6	Module 5—Blueprint of Chip Design Factory™ Framework	8-11
8-7	Chip Design Factory Study Coverage and Emphasis.....	8-12