

# IBM STRATEGY AND CAPABILITIES FOR SYSTEM-LEVEL SILICON INTEGRATION

## TABLE OF CONTENTS

<b>1. INTRODUCTION.....</b>	<b>1-1</b>
1.1. STUDY SCOPE.....	1-2
1.2. STUDY GUIDE.....	1-4
1.3. DESCRIPTION OF TERMS AND CONCEPTS.....	1-7
1.3.1. Product (Design) Implementation Options.....	1-8
1.3.2. IBM Custom(ized) Logic Products Implementation Hierarchy.....	1-11
1.4. OVERVIEW OF OTHER CONCEPTS USED.....	1-15
1.4.1. Organizational Structure Views.....	1-16
1.4.2. Business Models Of IC Vendors.....	1-16
1.4.3. Models Of ASIC Capability.....	1-17
<b>2. EXECUTIVE SUMMARY.....</b>	<b>2-1</b>
2.1. KEY FINDINGS.....	2-1
2.2. STRATEGIC IMPLICATIONS.....	2-1
<b>3. IBM ME POSITION WITHIN IBM.....</b>	<b>3-1</b>
3.1. INTRODUCTION—A BIG BLUE PERSPECTIVE.....	3-1
3.1.1. Three Technological Pillars Of The Data Processing Business.....	3-3
3.1.2. The Doctrine Of Overwhelming Technology Power.....	3-6
3.1.3. Opportunistic Merchant Market Entry In 1993.....	3-7
3.2. IBM ME'S BUSINESS EVOLUTION STAGES AND TRENDS.....	3-9
3.3. IBM ME ORGANIZATIONAL EVOLUTION STAGES AND TRENDS.....	3-15
3.3.1. The Formation Stage (1993/94).....	3-16
3.3.2. The Market Segmentation Stage (1995).....	3-18
3.3.3. The Network-centric Computing Alignment and End-System Platforms Definition Stages (1996/97).....	3-20
3.3.4. The Network Appliances (Consumer) Market Entry Stage (1998).....	3-23
3.3.5. Two Dimensions Of The 1998 Reorganization.....	3-23
3.3.6. The Total System Solutions Stage (1999).....	3-30
3.3.7. Functional Views Of Organizational Stages.....	3-35
3.3.8. IBM Paradox.....	3-43
3.4. SUMMARY.....	3-45
<b>4. IBM ME STRATEGY AND BUSINESS MODEL.....</b>	<b>4-1</b>
4.1. INTRODUCTION.....	4-1
4.2. IBM ME BUSINESS STRATEGY EVOLUTION.....	4-8
4.2.1. Merchant Market Entry And Business Formation Phase (1993 to 1995).....	4-10
4.2.2. Network-Centric Computing Alignment Phase (1996).....	4-10
4.2.3. Silicon Customization And Initial System Solutions Phase (1997 and 1998).....	4-12
4.2.4. Total System Solutions (For Networked Environment) Phase (1999+).....	4-13
4.3. IBM ME POSITION AND ROLE WITHIN IBM TECHNOLOGY GROUP.....	4-13
4.3.1. IBM Business Growth Engines.....	4-13
4.3.2. New IBM ME.....	4-17
4.4. STRATEGIC IMPLICATIONS OF THE NEW IBM ME BUSINESS MODEL.....	4-26
4.5. COMPARISON OF BUSINESS MODELS: THE NEW IBM ME VERSUS LUCENT ME AND TI.....	4-29
4.6. SUMMARY.....	4-35
<b>5. IBM ME CUSTOMIZATION STRATEGY AND TRENDS.....</b>	<b>5-1</b>
5.1. INTRODUCTION.....	5-1
5.2. INTEGRATION OF CUSTOMIZATION CAPABILITIES.....	5-3
5.3. THE HIERARCHY OF CUSTOMIZATION OPTIONS.....	5-7
5.3.1. Foundry Services.....	5-7
5.3.2. Generic ASICs And PowerPC-based System-level ASICs.....	5-8
5.3.3. Customer-specific and Application-specific SOC-oriented Standard Products.....	5-9
5.4. SYSTEM-ON-CHIP (SOC) CUSTOMIZATION CAPABILITY.....	5-10

5.5. COMPETITIVE POSITIONING OF CUSTOMIZATION CAPABILITIES.....	5-10
5.6. SUMMARY.....	5-14
<b>6. CUSTOMER AND MARKET PERSPECTIVE ON IBM ME.....</b>	<b>6-1</b>
<b>7. IBM BLUE LOGIC TECHNOLOGY AND SERVICES.....</b>	<b>7-1</b>
7.1. INTRODUCTION.....	7-1
7.2. BLUE LOGIC SILICON CUSTOMIZATION PERSPECTIVE.....	7-3
7.2.1. Value-Added Pyramid And Customer Categories.....	7-8
7.3. SUMMARY.....	7-11
<b>8. IBM ASIC PRODUCTS (SILICON AND PACKAGES).....</b>	<b>8-1</b>
8.1. INTRODUCTION.....	8-1
8.2. PREMIUM-ASIC PRODUCT LINE.....	8-4
8.2.1. SA-27 Premium-ASIC Product Family.....	8-6
8.2.2. SA-12 Premium-ASIC Product Family.....	8-10
8.2.3. 5X Premium-ASIC Product Family.....	8-12
8.2.4. Premium-ASIC CBGA And CCGA Packages.....	8-14
8.3. VALUE-ASIC PRODUCT LINE.....	8-16
8.3.1. IBM's Interconnect Capabilities And Strategic Implications.....	8-18
8.3.2. SA-27E Value-ASIC Product Family.....	8-21
8.3.3. SA-12E Value-ASIC Product Family.....	8-24
8.3.4. 5SE Value-ASIC Product Family.....	8-30
8.3.5. 5S Value-ASIC Product Family.....	8-34
8.4. SUMMARY.....	8-37
<b>9. IBM ASIC LIBRARIES.....</b>	<b>9-1</b>
9.1. INTRODUCTION.....	9-1
9.2. GENERAL OVERVIEW OF ASIC LIBRARIES.....	9-1
9.2.1. Primitive Logic Functions.....	9-2
9.2.2. Complex Logic Functions.....	9-2
9.2.3. Unique Logic Functions.....	9-2
9.2.4. LSSD Latch Logic Functions.....	9-5
9.2.5. Pseudocell Logic Functions.....	9-7
9.2.6. Data Path Cell Functions.....	9-8
9.2.7. I/O Cell Functions.....	9-8
9.2.8. Cell Function Analysis By ASIC Product Family.....	9-15
9.2.9. Compilable Data Path Macros.....	9-19
9.2.10. Compilable Register And Memory Arrays.....	9-20
9.2.11. Support Cells And Macrocells.....	9-22
9.3. PREMIUM-ASIC CELL AND MACRO LIBRARIES.....	9-24
9.3.1. SA-27 Family Cell/Macro Library Functions.....	9-24
9.3.2. SA-12 Family Cell/Macro Library Functions.....	9-26
9.3.3. 5X Family Cell/Macro Library Functions.....	9-28
9.4. VALUE-ASIC CELL AND MACRO LIBRARIES.....	9-28
9.4.1. SA-12E Family Cell/Macro Library Functions.....	9-30
9.4.2. 5SE Family Cell/Macro Library Functions.....	9-32
9.4.3. 5S Family Cell/Macro Library Functions.....	9-32
9.5. SUMMARY.....	9-32
<b>10. IBM ASIC DESIGN METHODOLOGY.....</b>	<b>10-1</b>
10.1. INTRODUCTION.....	10-1
10.2. ANATOMY AND IMPLICATIONS OF IBM'S ASIC DESIGN APPROACH.....	10-1
10.3. IBM ASIC DESIGN METHODOLOGY DIFFERENTIATION STRATEGY.....	10-3
10.4. IBM ASIC DESIGN METHODOLOGY AND SUPPORTING CAD TOOLS.....	10-6
10.4.1. Initial Design Review And First Sign-off Point.....	10-12
10.4.2. Design Entry, Simulation, And Initial Power Analysis.....	10-12
10.4.3. Logic Synthesis, Test Synthesis, And Floor Planning.....	10-13
10.4.4. Clock Planning And Clock Tree Synthesis (Insertion).....	10-18
10.4.5. Pre-layout Design Verification Stage, And Second Sign-off Point.....	10-19
10.4.6. Layout And Physical Verification Stage.....	10-26
10.4.7. Third (Final) Sign-off Point And Release To Manufacturing.....	10-29
10.5. SUMMARY.....	10-30

<b>11. IBM ASIC DESIGN TOOLS.....</b>	<b>11-1</b>
11.1. INTRODUCTION.....	11-1
11.2. IBM ASIC SIGN-OFF KIT (ASOK).....	11-1
11.2.1. Four Major Components Of ASOK.....	11-4
11.2.2. Four Display Areas Of ASOK User Interface Window.....	11-5
11.2.3. Seven Top-level Steps Of Startup Methodology.....	11-8
11.2.4. Front-end Processing (FEP) Methodology.....	11-10
11.3. IBM BOOLEDOZER-LITE.....	11-13
11.3.1. Bscript Language.....	11-14
11.3.2. Fifteen Netlist Processing Methodology Outline Nodes.....	11-14
11.4. TESTBENCH.....	11-17
11.4.1. Five TSV Test Verification Steps.....	11-18
11.4.2. Wafer-level And Package-level Test Data.....	11-21
11.4.3. Fifteen Types Of Logic Checks.....	11-22
11.4.4. Four Test Generation Methodology Steps.....	11-24
11.4.5. TestBench Manufacturing Data File.....	11-26
11.5. EINSTIMER STATIC TIMING ANALYSIS TOOL.....	11-27
11.5.1. Introduction.....	11-27
11.5.2. The Superiority Of Static Timing Analysis.....	11-27
11.5.3. EinsTimer Is A Key Enabler Of IBM's First-Pass-Right Design Capability.....	11-29
11.5.4. Implications Of IBM's Design Methodology Framework.....	11-32
11.5.5. IBM's Timing Closure Cube.....	11-32
11.5.6. Five Types Of User-specified Timing Assertions.....	11-35
11.5.7. LCD Mode Modeling And The Advantages Of A Leading Software And Computer Company.....	11-39
11.5.8. IBM's Current Design Execution Cycle Times.....	11-41
11.5.9. Timing Closure Automation And Portability.....	11-43
11.5.10. SOC Designs Increase Timing Closure Challenges.....	11-44
11.5.11. Hierarchical Timing Analysis.....	11-44
11.5.12. Wizard Logic Editor.....	11-45
11.5.13. EinsTimer's Timing Analysis Reports.....	11-46
11.6. SUMMARY.....	11-47
<b>12. IBM'S SYSTEM-ON-CHIP (SOC) STRATEGY AND TRENDS.....</b>	<b>12-1</b>
12.1. INTRODUCTION.....	12-1
12.1.1. Technology SOC Perspective.....	12-1
12.1.2. End-system Application SOC Perspective.....	12-2
12.1.3. Is IBM ME A New Or A Well Established SOC Vendor?.....	12-2
12.2. IBM ME'S SOC DEPLOYMENT STRATEGY AND TRENDS.....	12-4
12.2.1. SOC Technology Platform.....	12-7
12.2.2. Two Distinct Core Categories.....	12-9
12.2.3. Functional Density/Design Time SOC Requirement.....	12-11
12.2.4. Three Requirements Of Core-Plus-ASIC Designs.....	12-12
12.2.5. Hard And Soft Cores.....	12-15
12.3. IBM ASIC CORE LIBRARY—TWO PERSPECTIVES.....	12-15
12.3.1. Functional Perspective.....	12-15
12.3.2. Application/End-System Perspective.....	12-19
12.4. CORE LIBRARY DEPLOYMENT—A STRATEGIC PERSPECTIVE.....	12-22
12.4.1. SOC Strategy Of The New IBM ME.....	12-27
12.5. SUMMARY.....	12-28
<b>13. IBM SOC DESIGN METHODOLOGY AND TOOLS.....</b>	<b>13-1</b>
13.1. INTRODUCTION.....	13-1
13.2. ON-CHIP BUS STRUCTURE AND BUS MACROS/CORES FOR SOC DESIGN.....	13-1
13.2.1. Triple-bus Structure Replicates a Board-level System Design Approach.....	13-3
13.2.2. The Genetic Code Of SOC Designs.....	13-5
13.2.3. On-chip Bus Macros.....	13-6
13.2.4. On-chip Bus Arbitration Cores.....	13-8
13.2.5. On-chip Bus Bridging Cores.....	13-9
13.2.6. Processing Cores.....	13-10
13.2.7. On-chip Bus Data Transfer Acceleration Cores.....	13-11
13.2.8. External Resources Interface Cores.....	13-12
13.2.9. Internal Resources Cost/Performance Enhancement Cores.....	13-14
13.3. SOC DESIGN METHODOLOGY AND TOOLS.....	13-15
13.3.1. IBM's SOC=ASIC Design Methodology.....	13-16
13.3.2. Automation Is A Prerequisite In SOC Designs.....	13-18
13.3.3. SOC Versus ASIC Design Task Differences.....	13-20

13.3.4. Strategic Implications Of SOC=ASIC Capability .....	13-23
13.3.5. IBM's SOC Development And Testing Tools.....	13-24
13.4. SUMMARY.....	13-27
<b>14. IBM ASIC CORES.....</b>	<b>14-1</b>
14.1. INTRODUCTION.....	14-1
14.2. PowerPC CORES.....	14-2
14.2.1. The Potential Of Embedded PowerPC (Standard Products And Cores).....	14-3
14.2.2. Embedded PowerPC Roadmap .....	14-4
14.2.3. IBM's Processor Cascade.....	14-6
14.2.4. Competitive Implications.....	14-10
14.2.5. Embedded PowerPC 403 Cores.....	14-12
14.2.6. Embedded PowerPC 401 Core.....	14-13
14.2.7. Embedded PowerPC 405 Core.....	14-16
14.2.8. CodePack Code.....	14-17
14.3. ASIC CORES (ADDITIONAL TO PROCESSOR AND BUS MACROS/CORES).....	14-20
14.3.1. Data Conversion Cores.....	14-21
14.3.2. Clock Frequency Generation, Multiplication, And Timing Alignment Cores.....	14-22
14.3.3. External Bus Interface Cores.....	14-23
14.3.4. Communications Cores.....	14-25
14.3.5. I/O Cores.....	14-31
14.3.6. Timer Cores.....	14-31
14.3.7. Display Cores.....	14-31
14.3.8. Audio/Video Processing Cores.....	14-32
14.3.9. Unique Cores.....	14-37
14.4. SUMMARY.....	14-38
<b>15. IBM FOUNDRY AND OTHER SERVICES.....</b>	<b>15-1</b>
15.1. INTRODUCTION.....	15-1
15.2. DESIGN SERVICES.....	15-2
15.2.1. IBM Internal Design Services .....	15-2
15.2.2. External Design Services.....	15-6
15.3. FOUNDRY SERVICES.....	15-11
15.3.1. IBM Foundry Business Model And Strategy .....	15-11
15.3.2. Industry Foundry Processes.....	15-16
15.3.3. Industry Foundry Manufacturing Cycle Time Trends.....	15-25
15.3.4. Foundry Packaging And Test Services.....	15-28
15.4. SUMMARY.....	15-29
<b>16. IBM TECHNOLOGY PLATFORMS.....</b>	<b>16-1</b>
16.1. INTRODUCTION.....	16-1
16.2. IBM SILICON-BASED PROCESS TECHNOLOGY PLATFORM.....	16-6
16.2.1. ASIC CMOS Processes Supporting Specific ASIC Product Families.....	16-7
16.2.2. Industry Foundry CMOS Processes.....	16-10
16.2.3. Foundry BiCMOS Processes.....	16-12
16.2.4. CMOS Process Technologies Using SOI Wafers Instead Of Bulk Silicon Wafers .....	16-17
16.2.5. Current Enablers Of IBM Silicon-based Process Technology Platform Evolution.....	16-18
16.3. IBM INTERCONNECT TECHNOLOGY PLATFORM.....	16-19
16.3.1. Key Features Of IBM Ceramic-based CBGA Packages.....	16-22
16.3.2. Key Features Of IBM Ceramic-based CCGA Packages.....	16-23
16.3.3. IBM MCM Technologies.....	16-24
16.3.4. Evolutionary Roadmap of IBM's Interconnect Technologies.....	16-33
16.3.5. Three Types Of Packaging Were Adapted In 1998 For SOC Integration.....	16-40
16.4. SUMMARY.....	16-46
16.4.1. CMOS Process Technologies.....	16-47
16.4.2. BiCMOS Process Technologies.....	16-47
16.4.3. Interconnect Technologies Platform.....	16-48

# IBM STRATEGY AND CAPABILITIES FOR SYSTEM-LEVEL SILICON INTEGRATION

## LIST OF FIGURES

1-1	Eight Perspectives Of The Study Scope: SOC And ASIC Strategy And Capabilities Of IBM.....	1-3
1-2	Study Structure (Section Coverage).....	1-5
1-3	Product Implementation Hierarchy.....	1-9
1-4	IBM Custom(ized) Logic Products Implementation Hierarchy.....	1-12
3-1	IBM ME's Network-Centric Computing Alignment (1996).....	3-10
3-2	IBM Microelectronics Organization—Formation Stage (1993/1994).....	3-17
3-3	IBM Microelectronics Marketing and Sales Organization—Market Segmentation Stage (1995).....	3-19
3-4	IBM Microelectronics Organization—Network-Centric Computing Alignment Stage (1996/97).....	3-21
3-5	IBM Microelectronics Organization—Network Appliances (Consumer) Market Entry Stage (1998).....	3-24
3-6	IBM Microelectronics Central Functions—Network Appliances (Consumer) Market Entry Stage (1998).....	3-25
3-7	IBM Microelectronics Worldwide Marketing and Sales Organization—Network Appliance (Consumer) Market Entry Stage (1998).....	3-26
3-8	IBM Microelectronics—Functional Organization Trends—1997 to 1998.....	3-27
3-9	IBM Microelectronics Organization—Total System Solutions Stage (1999).....	3-31
3-10	IBM Microelectronics Organization—Functional View Of The End-System Platform Definition Stage (1997).....	3-37
3-11	IBM Microelectronics Organization—Functional View Of The Network Appliances (Consumer) Market Entry Stage (1998).....	3-38
3-12	IBM Microelectronics Organization—Functional View Of The Total System Solution Stage (1999).....	3-39
3-13	IBM Paradox.....	3-44
4-1	Strategic Mission Of IBM Microelectronics.....	4-3
4-2	IBM ME's Design Options Versus Target Networked Environment Market Segments.....	4-7
4-3	IBM ME Business Evolution (1993 To 2000).....	4-9
4-4	IBM Business Growth Engines—1999 And Beyond.....	4-15
4-5	IBM Customer Power Spiral.....	4-18
4-6	Repositioning Of IBM ME Within The IBM Technology Group.....	4-20
4-7	New IBM ME Position Within IBM.....	4-21
4-8	IBM ME Transformation—90 Degree Turn.....	4-27
4-9	New IBM ME End-System-Driven Product Portfolio.....	4-31
4-10	New IBM ME, Lucent ME, And TI Business Models Comparison.....	4-32

5-1	IBM Microelectronics' Competitive Advantages (As Perceived By IBM).....	5-13
7-1	IBM Blue Logic Silicon Customization Perspective.....	7-5
7-2	IBM Information Technology DNA (IBM ME=IBM).....	7-6
8-1	IBM Microelectronics ASIC Family Overview .....	8-2
8-2	IBM Microelectronics ASIC Family Overview (continued).....	8-3
8-3	SA-27 Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-7
8-4	SA-12 Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-11
8-5	5X Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-13
8-6	Comparison Of Key Premium-ASIC Packaging Features—Detail Level.....	8-15
8-7	Vertical Integration Of IBM Blue Logic Technology.....	8-20
8-8	SA-12E Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-25
8-9	SA-12E Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-26
8-10	SA-12E Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-27
8-11	5SE Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-31
8-12	5SE Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-32
8-13	5S Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-35
8-14	5S Product Family—Overview Of Die Sizes/Package Type Combinations Versus Estimated Usable Gates And Maximum Signal I/Os.....	8-36
9-1	Performance Levels For ASIC Products.....	9-4
9-2	Cell Size Parameters For ASIC Product Families.....	9-5
9-3	Nontest Common I/O (CIO) Performance Levels Versus Slew Rates (mA/nsec) For Interface Levels Of Premium-ASIC And Value-ASIC Product Families.....	9-11
9-4	IBM ASIC Cell Functions By ASIC Product Family Library.....	9-17
9-5	IBM Register Array (RA) Macros—Features Overview.....	9-21
9-6	Memory Array Macros—Features Overview.....	9-23
9-7	IBM SA-27 Family Cell/Macro Libraries Versus Basic Functions.....	9-25
9-8	IBM SA-12 Family Cell/Macro Libraries Versus Basic Functions.....	9-27
9-9	IBM 5X Family Cell/Macro Libraries Versus Basic Functions .....	9-29
9-10	IBM SA-12E Family Cell/Macro Libraries Versus Basic Functions.....	9-31
9-11	IBM 5SE Family Cell/Macro Libraries Versus Basic Functions.....	9-33

9-12	IBM 5S Family Cell/Macro Libraries Versus Basic Functions.....	9-34
10-1	Anatomy Of The IBM ASIC Design Approach.....	10-2
10-2	IBM ASIC Design Methodology Differentiators.....	10-5
10-3	IBM ASIC Design Methodology Overview.....	10-9
10-4	CAD Tools Supporting The IBM ASIC Design Methodology Tasks.....	10-10
11-1	ASOK Structure Within IBM's ASIC/SOC Design Methodologies Environment.....	11-2
11-2	ASOK User Interface Window.....	11-3
11-3	IBM BooleDozer-Lite Tool—The Bridge To IBM Physical Design Processing.....	11-15
11-4	IBM TestBench Test Analysis Tool User Interface Window.....	11-19
11-5	IBM TestBench Test Analysis Tool User Interface Window.....	11-20
11-6	Static Timing Analysis Concepts.....	11-28
11-7	IBM Wizard Logic Editor—The GUI To The EinsTimer.....	11-31
11-8	IBM Timing Closure (TC) Cube.....	11-33
11-9	IBM Physical Layout Automated Timing-Driven Placement And Interconnect Optimization Using EinsTimer And ChipBench Tools.....	11-38
11-10	IBM Manufacturing Performance Testing And LCD Mode Cross-Chip Process Variation Modeling.....	11-40
11-11	IBM ASIC Design Cycle Time Trends.....	11-42
12-1	IBM SOC Deployment Strategy Overview.....	12-5
12-2	IBM SOC Technology Platform Concept.....	12-8
12-3	Design Complexity Versus Design Time Space.....	12-13
12-4	IBM Portfolio Of Cores By Functionality And Target End-System Application Segment— On-Chip Bus Macros And Cores.....	12-16
12-5	IBM Portfolio Of Cores By Functionality And Target End System Application Segment— On-Chip Bus Macros And Cores.....	12-17
12-6	IBM Portfolio Of Cores By Functionality And Target End System Application Segment— On-Chip Bus Macros And Cores.....	12-18
12-7	IBM ASIC Cores Deployment Space—Strategic Perspective.....	12-23
13-1	IBM On-Chip Bus Structure For SOC Design.....	13-4
13-2	IBM ASIC Design Methodology Overview.....	13-19
13-3	IBM PowerPC Core-Based SOC Design Debugging.....	13-26
14-1	IBM PowerPC Roadmap (Embedded Standard Products And Cores)—IBM Processors Cascade.....	14-5
14-2	Power2 Superchip—An Example Of IBM SOC Integration.....	14-9
14-3	IBM ME CSSP Implementation Example—GxT30000P Graphics Accelerator (Internal IBM Customer).....	14-11
14-4	IBM PowerPC 401xx Family Of Cores—Overview.....	14-15
15-1	IBM Microelectronics Worldwide Mobile Design Centers Locations.....	15-5

15-2	Industry Foundry Macros Portfolio.....	15-7
15-3	Strategic Shift Of IBM ME Foundry Business.....	15-13
15-4	Industry Foundry CMOS Technology Roadmap (Production).....	15-18
15-5	IBM Process Technology Universe Calendar .....	15-19
15-6	Industry Foundry—Key Standard CMOS Process And Device Features.....	15-22
15-7	IBM Industry Foundry CMOS Processes Generation Model.....	15-24
15-8	Industry Foundry Manufacturing Cycle Times.....	15-27
16-1	IBM Technology Platforms—Vertical Integration Of IBM Customization Capabilities Is Providing Hardware For IBM Total System Solutions.....	16-3
16-2	IBM Silicon-Based Process Technology Platform .....	16-8
16-3	IBM CMOS Process Technology Calendar.....	16-11
16-4	IBM Interconnect Technology Platform.....	16-21